

JC20 Rec'd PCT/PTO 27 MAY 2005

Description

Method for automatic identification of the clock
frequency of a system clock for the configuration of a
5 peripheral device

The present invention relates to a method for automatic
identification of the clock frequency of a system clock
for the configuration of a peripheral device, and in
10 particular to a method for automatic identification of
the clock frequency of a system clock for the
configuration of a mobile radio peripheral device.

In the course of the increasing integration of widely
15 differing components in an appliance, it appears to be
worthwhile to make use of the components which are
already present in an appliance, and/or the resources
of different components, that is to say more than once.
Thus, for example, particularly in the mobile radio
20 sector, it is possible to integrate a peripheral
device, such as a Bluetooth module, in a GSM, CDMA
cellular telephone, as a host device or host. The
peripheral device or module should in this case use the
same system clock, typically for example 10 - 100 MHz,
25 as the main device or the host device.

Figure 3 shows, schematically, a known arrangement for
implementation of data interchange 14 between a first
interface 11 of a host 10, and a second interface 13 of
30 a peripheral module or of a peripheral device 12, as a
function of a system clock 15. The main device 10 or
the host and the peripheral module 12 in this case each
interchange data 14 via an interface 11, 13. In order
to allow the system costs to be reduced and in order to
35 allow multiple use, both the host 10 and the module 12
are able to process and to cover a certain frequency
range of system clocks 15 and their frequencies.

In order to make it possible to ensure this, it is necessary to configure both the host 10 and the peripheral module 12 to the system clock 15. One possible known arrangement is shown in Figure 2, as an example of the peripheral module 12. The system clock 15 is supplied to the peripheral device 12 and is processed by a PLL (phase locked loop) 17, using a constant clock 18, which in turn is supplied to an interface 13 and/or to a processing device 19, for example a processor, a controller or a memory.

In order now, by way of example, to achieve a cost reduction for the overall system, the system is designed such that only the host 10 knows the precise system clock, and/or the host 10 can vary the clock during operation and must then signal this to the module 12. The module 12 therefore has no separate memory or the like containing any information about the system clock. The interface 13 of the module 12 must be configured to a specific transmission rate, typically, for example, 10 kbaud to 10 Mbaud, in which case this interface transmission rate must be within a specific tolerance band both for the main device 10 and for the peripheral module 12, with this tolerance band being defined, for example, by an interface standard. In this case, the actual transmission rate is dependent on the system clock 15, when the clock for supplying the individual internal components 13, 17, 19 of the peripheral device 12 is derived from the system clock 15 and, in consequence, in proportion to it.

In the known arrangement shown in Figure 3, the information about the system clock 15 can be signaled to the module 12 in such a way that, in the initialization phase, all of the internal components 13, 17, 19 of the module 12 are supplied with the system clock 15 or with predetermined clock ratios of this clock. This precondition must be ensured by the

module 12 both in terms of hardware and software in a predetermined minimum/maximum range of the system clock 15. The transmission rate of the interface 13 is then chosen as a fixed ratio to the system clock 15, thus ensuring that the main device 10 and the peripheral device 12 have the same transmission rate at the interfaces 11, 13, and can thus communicate with one another. The information about the system clock, and likewise about the desired transmission rate for the interfaces 11, 13, is then signaled to the module 12 via this interface 13. The host 10 can then switch the interface transmission rate once the module has been configured to the known system clock 15 and the interface transmission rate has been set.

Complex configuration of the peripheral module to the system clock must therefore be carried out. Furthermore, the known system implementation is based on the principle that the transmission rate of the interface must be set as a fixed ratio to the system clock in the initialization phase, in order that the host and the module provide the same transmission rate at their interfaces.

The object of the present invention is thus to provide a method for automatic identification of the clock frequency of a system clock for the configuration of a peripheral device, by means of which the process of configuration of the peripheral device is simplified.

According to the invention, this object is achieved by the method specified in claim 1 for automatic identification of the clock frequency of a system clock for the configuration of a peripheral device.

The idea on which the present invention is based is essentially to provide both the main device and the peripheral device with a further clock signal at a

precisely known clock frequency, which further clock signal is used, for example, for low-power modes, such as a 32.768 kHz clock signal.

5 In the present invention, the problem mentioned initially is solved in particular by providing a method for automatic identification of the clock frequency of a system clock for the configuration of a peripheral device having the following steps: generation of a
10 secondary clock at a predetermined clock frequency; application of the system clock and of a secondary clock to a host; application of the system clock and of the secondary clock to the peripheral device; determination of the clock frequency of the system
15 clock in the peripheral device by means of the secondary clock; and configuration of the peripheral device using the determined system clock.

Advantageous developments and improvements of the
20 subject matter of the invention can be found in the dependent claims.

According to one preferred development, the system clock is determined by counting a number of edge
25 changes of the system clock within a predetermined number of periods of the secondary clock.

According to a further preferred development, during the configuration of the peripheral device, the
30 identical interface transmission rate is set for the first and second interface as a function of the determined system clock.

According to a further preferred development, the
35 interface transmission rate is set to an interface transmission rate which is defined by the standard of the interfaces.

According to a further preferred development, after an initialization phase, the system clock can be changed by the main device with a system clock (which is then new) of the peripheral device being signaled exactly
5 via the interfaces.

According to a further preferred development, tolerances of both the system clock and of the secondary clock are taken into account in the
10 determination of the system clock by the peripheral device.

According to a further preferred development, the transmission rate of the data transmission between the
15 first interface and the second interface is dependent on the system clock.

According to a further preferred development, the clock frequency of the system clock is variable at
20 predetermined clock frequencies and is determined by the main device after an initialization phase.

According to a further preferred development, the clock frequency of the system clock, which is determined
25 automatically by the peripheral device, has discrete clock frequencies which are compared in the peripheral device with discrete clock frequencies that are stored in a table, in order to use the tabular value of the clock frequency as the current clock frequency of the
30 system clock.

According to a further preferred development, a PLL circuit in the peripheral device generates a constant clock frequency from the system clock frequency, which
35 clock frequency is supplied to the second interface and/or to a processing device, such as a processor, controller or memory.

One exemplary embodiment of the invention is illustrated in the drawings and will be explained in more detail in the following description.

5 In the figure:

Figure 1 shows a schematic block diagram in order to explain one embodiment of the present invention;

10

Figure 2 shows a schematic block diagram of one known peripheral device; and

15

Figure 3 shows a schematic block diagram of a conventional arrangement.

Identical reference symbols in the figures denote identical or functionally identical components.

20 Figure 1 shows an arrangement for automatic determination of the clock frequency of a system clock according to one embodiment of the present invention. The arrangement shown in Figure 1 has a main device 10 or a host, which has a first interface 11. A peripheral
25 device 12 is also provided, and likewise has an interface 13. The aim is for data interchange 14 to be possible between the first interface 11 of the main device 10 and the second interface 13 of the peripheral device or of the peripheral module. Both the host
30 device 10 and the peripheral module 12 are supplied with a system clock 15. Furthermore, both the peripheral module 12 and the host device 10 are supplied with a secondary clock signal 16. The peripheral module 12 preferably has a structure as
35 described with reference to Figure 2.

First of all, a secondary clock 16 is produced at a specific known clock frequency, for example a crystal

clock frequency. The peripheral device 12 or the module can then use its knowledge of the clock frequency of the secondary clock 16 to itself determine the clock frequency of the system clock 15 that is likewise present, for example by measuring, that is to say in particular by counting, the number of edge changes or rising or falling edges of the system clock 15 within one or more periods of the secondary clock 16, or of the low-power clock. The tolerances of both the clock frequency of the system clock 15 and the clock frequency of the secondary clock 16 must be taken into account in this case, and their influence on the determined clock frequency of the system clock 15 may be minimized, for example by a number of measurements.

If mapping onto exact system clock frequencies is not intended, then the clock frequency of the system clock as determined automatically by the peripheral device 12, including any possible error resulting from possible tolerances of the system clock 15 and of the secondary clock 16 that are supplied may be used. This automatically determined clock frequency of the system clock is then used to set the interface 13 in the peripheral device 12 to an interface transmission rate as defined by the interface standard, for example RS232. Since the tolerances in the interface transmission rate as accepted by the first and second interfaces 11, 13 of the main and peripheral devices 10, 12 are in general considerably wider than the tolerances which can be expected in the system clock 15 and in the secondary clock 16, communication can nevertheless take place between the host 10 and the module 12. Subsequently, the main device 10 can then signal to the peripheral module 12 the exact system clock via the data interchange 14 which is carried out via the interfaces 11, 13.

Since, in general, the system clock 15 does not have

undefined clock rates or frequency values, but, in general, only predetermined discrete clock rates or possible frequency values occur, these may be stored, for example, in a table in the peripheral device 12, and are then compared with the clock frequency of the clock signal 15 as determined automatically by the peripheral device 12. The closest tabular value to a clock frequency of the system clock rate in the peripheral device 12 can then be used on the basis of this comparison, thus allowing an association with an exact clock frequency of the system clock even in the event of possible tolerances of the clock frequency of the system clock 15 and/or of the secondary clock 16.

In consequence, with the method according to the invention, there is no need to carry out a basic configuration of the module for the clock frequency of the system clock 15 but the setting of a different interface transmission rate to the preset interface transmission rate between the interfaces 11 and 13 of the host 10 and of the peripheral device 12, respectively, remains, with this setting in general being standardized. Furthermore, with the described method, it is not essential for the transmission rate of the interface to be set in an initialization phase as a fixed ratio to the clock frequency of the system clock, but, according to the invention, once the clock frequency of the system clock 15 has been determined automatically, data interchange 14 can take place at an interface transmission rate as defined by the interface standard, thus allowing communication between the host 10 and the peripheral device 12.

Although the present invention has been described above with reference to a mobile radio device, it is not restricted to this but, in principle, can be extended to any desired system with a host and a peripheral device between which communication is intended to take

place. Furthermore, the method for determination of the system clock can be seen, by way of example, in the counting of the edge changes, rising edges or falling edges of the system clock within one or more periods of the secondary clock, and may also be carried out in a different manner. In particular, the peripheral device (12) may, for example, be a Bluetooth module and may be configured for the system clock of a mobile radio device, for example a cellular telephone.

10

List of reference symbols

- 10 Main device, host
- 11 Interface of the main device (data interchange)
- 12 Peripheral device, peripheral module
- 13 Interface of the peripheral device
- 14 Data interchange
- 15 System clock
- 16 Secondary clock, for example a low-power clock;
32.768 kHz clock
- 17 PLL (phase locked loop)
- 18 Constant clock
- 19 Processing devices, for example processor,
controller, memory